2116178 lvcs 1578966555
1
西安交通大学FPGA专题实验 数字钟和出租车计价器
1 month ago
5440949 yuanbo peng 1578986769
0
This project is to implement a combination lock on the FPGA board using VHDL language and finite state machine. There are some possible solutions are provided to address the problems including debounce, random number generation and combination check.
4 months ago
0
12 days ago
2116178 lvcs 1578966555
0
Digital-Logic-Experiment
1 month ago

Search