5440949 yuanbo peng 1578986769
This project is to implement a combination lock on the FPGA board using VHDL language and finite state machine. There are some possible solutions are provided to address the problems including debounce, random number generation and combination check.
2 months ago
2116178 lvcs 1578966555
西安交通大学FPGA专题实验 数字钟和出租车计价器
7 months ago


131423 f1aaba0b 1899542 094922 1c74bed3 1899542