2 Star 3 Fork 0

renliguo / ECE241-Final_Project

加入 Gitee
与超过 1200万 开发者一起发现、参与优秀开源项目,私有仓库也完全免费 :)
免费加入
该仓库未声明开源许可证文件(LICENSE),使用请关注具体项目描述及其代码上游依赖。
克隆/下载
贡献代码
同步代码
取消
提示: 由于 Git 不支持空文件夾,创建文件夹后会生成空的 .keep 文件
Loading...
README

ECE241-Final_Project

Authors: Matthew Walker and Linda Shen

Almost all of the commits may be golvok(Matthew Walker)'s, but we pair-programmed essentially the whole thing.

This is our final project for Digital Systems (ECE241). Here follows some random excerpts from the report, and scroll down for some video.

###Intro

The goal of this project was to detect and track motion in real time. Images were extracted from a video camera and analyzed to determine movement between each frame and the centre of motion was tracked. The results were filtered and displayed.

The project was done on an Altera DE2 board. (Cyclone II)

Explanations

###Block Diagram

Block diagram

###Smoothing

To smooth the binary image, the 8 pixels surrounding the current pixel, as well as it’s value, are considered. If all 9 are high, we display the center one as high. To minimize the number of clock cycles needed, the pixels are loaded into 3 shift registers, one for the row above, below, and current. They are then shifted as it moves across the image.

###Centroid Calcultation The centroid is computed by dividing the x and y totals by the difference count. This must be done at a slower clock speed, as the dividend and divisor are large and variable.

###Motion Tracking/History The centroid is stored in a shift register that keeps the centroid location of 20 frames. This history is drawn to show the path of motion, in the lower right corner of the screen.

###"Random" 3 Cycle Delays There is a 3 clock cycle delay between the setting of the read address and the value being ready from the RAMs. We buffer pixel locations in several places to accommodate this delay.

Video Links

###Short Demo

long demo

###Long Demo

short demo

空文件

简介

Motion tracking on an FPGA 展开 收起
Verilog
取消

发行版

暂无发行版

贡献者

全部

近期动态

加载更多
不能加载更多了
Verilog
1
https://gitee.com/renliguo/ECE241-Final_Project.git
git@gitee.com:renliguo/ECE241-Final_Project.git
renliguo
ECE241-Final_Project
ECE241-Final_Project
master

搜索帮助