The presence of a decaying DC component (DDC) in signals significantly affects the accuracy of phasor estimation algorithms. Currently, while numerous phasor estimation algorithms for anti-DDC exist, there is a lack of efficient algorithm testing software. In the context of large-scale integration of renewable energy sources and the connection of flexible loads, electrical signals exhibit complex spectral characteristics, high levels of noise, and dynamic processes. Existing evaluation approaches have become insufficient to cover the signal morphology of emerging power systems. Therefore, a comprehensive testing platform for anti-DDC phasor estimation algorithms, known as SPEAT, has been established to enhance algorithm testing efficiency.
SPEAT is an open-source comprehensive testing software for anti-DDC phasor estimation algorithms, designed for evaluating the performance of such algorithms.
Currently, SPEAT offers six comparative algorithms, including DFT,ADFT[^1],TDFT[^2],DDFT[^3],DLSE[^4],Prony[^5]与IDFT[^6]along with algorithm import interfaces.
SPEAT supports resistance against interference, sensitivity, and dynamic performance testing and can add additional testing as per specific requirements.
Interference Resistance Performance Testing:
Sensitivity Testing:
Dynamic Performance Testing
Algorithm Comprehensive Evaluation
Simulation and measured signal Testing
SPEAT is capable of significantly enhancing algorithm testing efficiency and serves as a dependable research and educational tool. We encourage your participation in further advancing and refining the testing platform.
**Note: ** SPEAT is developed based on MATLAB 2023a version and does not require any additional toolboxes. It is only compatible with MATLAB 2023a and later versions.
Note:
To assist in writing the algorithm, here is an example code for the DFT.
% Function: DFT
% Input: test signal
% Output: the estimated magnitude, the estimated phase angle, sampling number beyond one cycle
function [Mag_signal_DFT,Phase_signal_DFT,sampling_number_beyond] = DFT(Signal)
f0 = evalin('base','f0');
fs = evalin('base','fs');
sampling_number = ceil(fs / f0); % obtain the sampling number in one cycle
signal_length = ceil(12*sampling_number); % length of test signal
Signal_DFT = zeros(1,signal_length); % preset phasor length to improve computing efficiency
Mag_signal_DFT = zeros(1,signal_length); % Preset magnitude length
Phase_signal_DFT = zeros(1,signal_length); % Preset phase angle length
m = 0:sampling_number-1;
Rotated_factor = exp(-1i*2*pi*m/sampling_number);
% body of DFT
for window = 1:signal_length
% calculate phasors and their magnitudes and phase angles
Signal_DFT(window) = sum(Signal(window+m).*Rotated_factor) * 2 / sampling_number;
Mag_signal_DFT(window) = abs(Signal_DFT(window));
Phase_signal_DFT(window) = rem(angle(Signal_DFT(window))-2*pi*(window+sampling_number)...
*(f0/50) / sampling_number , pi);
end
sampling_number_beyond=0; % sampling number beyond one cycle
end
SPEAT V1.0 is completely developed in the MATLAB environment, mainly including three parts: the GUI visualization operation interface, the SPEAT kernel, and the Runtime execution environment. SPEAT V1.0 is completely developed in the MATLAB environment, mainly including three parts: the GUI visualization operation interface, the SPEAT kernel, and the Runtime execution environment. The algorithm selection module provides various classic algorithms and algorithm import interfaces, while the test selection module offers various types of numerical signal tests, simulation, and real-measurement signal tests for selection, with parameters input in dialog box format. The test selection module is linked to the SPEAT kernel, driving the execution of test algorithms through numerical signal or format-converted simulation and real-measurement signals, with execution results displayed on the visualization interface after data processing. After numerical signal testing is completed, users can quantify the performance of algorithms using the Supper Efficiency Data Envelopment Analysis (SE-EDA) efficiency data envelope analysis tool.
[^1]: M. R. Dadash Zadeh and Z. Zhang, “A new DFT-based current phasor estimation for numerical protective relaying,” IEEE Trans. Power Del., vol. 28, no. 4, pp. 2172–2179, Oct. 2013, doi: 10.1109/TPWRD.2013.2266513.
[^2]: S. Afrandideh, M. R. Arabshahi, and S. M. Fazeli, “Two modi-fied DFT‐based algorithms for fundamental phasor estimation,” IET Gener. Transm. Distrib., vol. 16, no. 16, pp. 3218–3229, Aug. 2022, doi: 10.1049/gtd2.12516.
[^3]: H. Yu, Z. Jin, H. Zhang, and V. Terzija, “A phasor estimation al-gorithm robust to decaying DC component,” IEEE Trans. Power Del., vol. 37, no. 2, pp. 860–870, Apr. 2022, doi: 10.1109/TPWRD.2021.3073135.
[^4]: J. K. Hwang and C. S. Lee, “Fault current phasor estimation be-low one cycle using Fourier analysis of decaying DC compo-nent,” IEEE Trans. Power Del., vol. 37, no. 5, pp. 3657–3668, Oct. 2022, doi: 10.1109/TPWRD.2021.3134086.
[^5]: Q. Zhang, X.Y. Bian, X,Y. Xu, R.M. Huang, H.E. Li, “Research on factors influencing subsynchronous oscillation damping characteristics based on SVD-Prony and principal component regression,” J. Electr. Eng. Technol., vol. 37 no. 17, pp. 4364–4376, Sep. 2022, doi: 10.19595/j.cnki.1000-6753.tces.211085.
[^6]: B. Jafarpisheh, S. M. Madani, and S. Jafarpisheh, “Improved DFT-based phasor estimation algorithm using down-sampling,” IEEE Trans. Power Del., vol. 33, no. 6, pp. 3242–3245, Dec. 2018, doi: 10.1109/TPWRD.2018.2831005.
[^7]: IEEE Standard for Harmonic Control in Electric Power Systems, IEEE Standard 519, 2022.
此处可能存在不合适展示的内容,页面不予展示。您可通过相关编辑功能自查并修改。
如您确认内容无涉及 不当用语 / 纯广告导流 / 暴力 / 低俗色情 / 侵权 / 盗版 / 虚假 / 无价值内容或违法国家有关法律法规的内容,可点击提交进行申诉,我们将尽快为您处理。