231 Star 843 Fork 390

GVPopenEuler / kernel

 / 详情

Compute Express Link 2.0 Support (CXL 2.0) for 5.10

新建
Requirement member
Opened this issue  
2021-09-13 14:21

Compute Express Link 2.0 Support Sent In For Linux 5.12, Enabling CXL 2.0 Memory Devices
Written by Michael Larabel in Hardware on 24 February 2021 at 10:36 AM EST. Add A Comment
HARDWARE -- Immediately following the publishing of the Linux enablement patches for CXL 2.0 and that continued in the months since over several rounds of patches. That initial CXL 2.0 code is now slated for mainlining with the Linux 5.12 kernel.

The initial Compute Express Link 2.0 focus for the Linux kernel has been on supporting Type-3 Memory Devices.
The CXL 2.0 type-3 memory device support being fleshed out first is for serving as a memory expander for RAM or persistent memory and can optionally be interleaved with other CXL devices.

For the lack of any CXL 2.0 hardware yet even within the confines of Intel, Widawsky worked out this initial enablement code thanks to writing up support around the specification within QEMU for emulation.

As for the initial state of this CXL 2.0 Type-3 Memory Device support seeking inclusion in Linux 5.12, "In terms of why merge this initial driver now, it establishes just enough functionality to enumerate these devices and issue all administrative commands. It sets a v5.12 baseline to develop the more complicated higher order functionality like memory device interleaving, persistent memory support, and hotplug which entangle with ACPI, LIBNVDIMM, and PCI. The focus of this release is establishing the ioctl UAPI for the management commands. Similar to NVME there are a set of standard commands as well as the possibility for vendor specific commands."

The initial CXL 2.0 pull request of this preliminary code was mailed out yesterday and is awaiting Linus Torvalds' action to pull it in during the ongoing Linux 5.12 merge window.

Besides Intel, Compute Express Link has broad industry adoption with the likes of Google, Microsoft, HPE, Cisco, Dell EMC, and many others -- including AMD -- backing the interconnect standard. It's still going to be a year or two before CXL 2.0 hardware is widely available so there still is plenty of time for getting the Linux support fully squared away.

For those interested in CXL, there is also this FOSDEM 2021 presentation by Ben from earlier this month that outlined how he carried out the CXL 2.0 bring-up by making use of QEMU for emulation and as the specification was still being settled.

https://www.phoronix.com/scan.php?page=news_item&px=CXL-2.0-Linux-5.12-PR
https://lore.kernel.org/lkml/20210130002438.1872527-1-ben.widawsky@intel.com/T/
https://lwn.net/Articles/846061/

Comments (1)

Hi xiexiuqi, welcome to the openEuler Community.
I'm the Bot here serving you. You can find the instructions on how to interact with me at
https://gitee.com/openeuler/community/blob/master/en/sig-infrastructure/command.md.
If you have any questions, please contact the SIG: Kernel, and any of the maintainers: @XieXiuQi , @YangYingliang , @成坚 (CHENG Jian) .

XieXiuQi created需求
XieXiuQi set related repository to openEuler/kernel
openeuler-ci-bot added
 
sig/Kernel
label
XieXiuQi set priority to Secondary
Expand operation logs

Sign in to comment

Status
Assignees
Projects
Milestones
Pull Requests
Successfully merging a pull request will close this issue.
Branches
Planed to start   -   Planed to end
-
Top level
Priority
Duration (hours)
Confirm
参与者(2)
5329419 openeuler ci bot 1632792936
C
1
https://toscode.gitee.com/openeuler/kernel.git
git@toscode.gitee.com:openeuler/kernel.git
openeuler
kernel
kernel

Search